Search
  • Within this site
AsiaIPEX is a one-stop-shop for players in the IP industry, facilitating IP trade and connection to the IP world. Whether you are a patent owner interested in selling your IP, or a manufacturer looking to buy technologies to upgrade your operation, you will find the portal a useful resource.
Back to search results

Efficient Transaction Based Modeling with Cycle Count Accurate at Transaction Boundary (CCATB) Models


Technology Application

The CCATB modeling abstraction has the potential for widespread use among the system design and EDA tool community for creating faster simulation models of systems for rapid exploration of the design.


Detailed Technology Description

University researchers have developed an abstraction for modeling system designs called CCATB (which stands for Cycle Count Accurate at Transaction Boundaries). Traditionally, systems have been captured with cycle accurate (CA) models for design space exploration which are too time consuming to create and also to simulate. Transaction level models (TLM) are very high abstraction models of the system which are fast to simulate but not accurate for detailed system exploration. The CCATB modeling abstraction maintains observable cycle count accuracy at the boundary of every read or write transaction occurring in the system. Since we are not concerned with maintaining accuracy at every cycle boundary, we can speed up both the simulation speed and the modeling effort. The CCATB modeling abstraction thus allows fast simulation of system models, similar to TLM while maintaining overall cycle accuracy, like in CA models which is essential for accurate system exploration.


Supplementary Information

Patent Number: US7778815B2
Application Number: US2005139370A
Inventor: Pasricha, Sudeep | Dutt, Nikil | Ben-Romdhane, Mohamed
Priority Date: 26 May 2005
Priority Number: US7778815B2
Application Date: 26 May 2005
Publication Date: 17 Aug 2010
IPC Current: G06F001312
US Class: 703022 | 703013 | 703014 | 703020 | 703021 | 716114 | 703119 | 716004 | 716006
Assignee Applicant: The Regents of the University of California
Title: Method for the fast exploration of bus-based communication architectures at the cycle-count-accurate-at-transaction-boundaries (CCATB) abstraction
Usefulness: Method for the fast exploration of bus-based communication architectures at the cycle-count-accurate-at-transaction-boundaries (CCATB) abstraction
Summary: For computer system.
Novelty: Communication protocol performance exploring method for computer system, involves simulating performance of components in computer system with selected communication architecture


Industry

Electronics


Sub Group

Computer System


Application No.

7778815


Others

Tech ID/UC Case

18822/2005-288-0


Related Cases

2005-288-0


Country/Region

USA

For more information, please click Here
Business of IP Asia Forum
Desktop View