亚洲知识产权资讯网为知识产权业界提供一个一站式网上交易平台,协助业界发掘知识产权贸易商机,并与环球知识产权业界建立联系。无论你是知识产权拥有者正在出售您的知识产权,或是制造商需要购买技术以提高操作效能,又或是知识产权配套服务供应商,你将会从本网站发掘到有用的知识产权贸易资讯。

Efficient Transaction Based Modeling with Cycle Count Accurate at Transaction Boundary (CCATB) Models

技术应用
The CCATB modeling abstraction has the potential for widespread use among the system design and EDA tool community for creating faster simulation models of systems for rapid exploration of the design.
详细技术说明
University researchers have developed an abstraction for modeling system designs called CCATB (which stands for Cycle Count Accurate at Transaction Boundaries). Traditionally, systems have been captured with cycle accurate (CA) models for design space exploration which are too time consuming to create and also to simulate. Transaction level models (TLM) are very high abstraction models of the system which are fast to simulate but not accurate for detailed system exploration. The CCATB modeling abstraction maintains observable cycle count accuracy at the boundary of every read or write transaction occurring in the system. Since we are not concerned with maintaining accuracy at every cycle boundary, we can speed up both the simulation speed and the modeling effort. The CCATB modeling abstraction thus allows fast simulation of system models, similar to TLM while maintaining overall cycle accuracy, like in CA models which is essential for accurate system exploration.
*Abstract

In the past, several modeling abstraction levels were proposed to improve simulation speed and modeling time over detailed cycle accurate (CA) models. The Pin Accurate Bus Cycle Accurate (PA-BCA) modeling abstraction maintained cycle accuracy at every cycle boundary for communication in a system, while capturing all the pins at every component interface. These models were faster to simulate and model than CA models. The Transaction based BCA (T-BCA) modeling abstraction used the concept of transactions from the TLM domain to speed up modeling and simulation time when compared to PA-BCA models. However, both PA-BCA and T-BCA models are still slow to simulate and time consuming to model, for system exploration.

*IP Issue Date
Aug 17, 2010
*Principal Investigation

Name: Mohamed Ben-Romdhane

Department:


Name: Nikil Dutt

Department:


Name: Sudeep Pasricha

Department:

附加资料
Patent Number: US7778815B2
Application Number: US2005139370A
Inventor: Pasricha, Sudeep | Dutt, Nikil | Ben-Romdhane, Mohamed
Priority Date: 26 May 2005
Priority Number: US7778815B2
Application Date: 26 May 2005
Publication Date: 17 Aug 2010
IPC Current: G06F001312
US Class: 703022 | 703013 | 703014 | 703020 | 703021 | 716114 | 703119 | 716004 | 716006
Assignee Applicant: The Regents of the University of California
Title: Method for the fast exploration of bus-based communication architectures at the cycle-count-accurate-at-transaction-boundaries (CCATB) abstraction
Usefulness: Method for the fast exploration of bus-based communication architectures at the cycle-count-accurate-at-transaction-boundaries (CCATB) abstraction
Summary: For computer system.
Novelty: Communication protocol performance exploring method for computer system, involves simulating performance of components in computer system with selected communication architecture
主要类别
电子
细分类别
电脑系统
申请号码
7778815
其他

Tech ID/UC Case

18822/2005-288-0


Related Cases

2005-288-0

国家/地区
美国

欲了解更多信息,请点击 这里
移动设备