AsiaIPEX is a one-stop-shop for players in the IP industry, facilitating IP trade and connection to the IP world. Whether you are a patent owner interested in selling your IP, or a manufacturer looking to buy technologies to upgrade your operation, you will find the portal a useful resource.

Back to search results

High throughput decoder architecture for low-density parity-check convolutional codes

Summary

A Low-Density Parity-Check Convolutional Code (LPDCCC) decoder (10) for partial parallel decoding of low-density parity-check convolutional codes, the decoder comprising: a plurality of pipeline processors (11) to receive channel messages and edge-messages; each processor (11) having: a plurality of block processing units (BPUs) (13), each BPU (13) having a plurality of check node processors (CNPs) (14) to process check nodes that enter into the processor (11) and a plurality of variable node processors (VNPs) (15) to process variable nodes that are about to leave the processor (11); and a plurality of Random Access Memory (RAM) blocks (30) for dynamic message storage of the channel messages and the edge-messages; ; wherein in each processor (11), the VNPs (15) are directly connected to corresponding RAM blocks (30), and the CNPs (14) are directly connected to corresponding RAM blocks (30) such that the connections from the VNPs (15) and CNPs (14) to the corresponding RAM blocks (30) are pre-defined and fixed according to a parity-check matrix of an unterminated time-varying periodic LDPCCC.

Supplementary Information

Patent Number: US8671323B2
Application Number: US13371067A
Inventor: Sham, Chiu Wing | Chen, Xu | Lau, Chung Ming | Zhao, Yue | Tam, Wal Man
Priority Date: 10 Feb 2012
Priority Number: US8671323B2
Application Date: 10 Feb 2012
Publication Date: 11 Mar 2014
IPC Current: H03M001300
US Class: 714755 | 714773 | 714786
Assignee Applicant: The Hong Kong Polytechnic University
Title: High throughput decoder architecture for low-density parity-check convolutional codes
Usefulness: High throughput decoder architecture for low-density parity-check convolutional codes
Novelty: Decoder for performing partial parallel decoding of low-density parity-check convolutional code (LPDCCC), has variable and check node processors whose connection to corresponding RAM blocks are pre-defined and fixed

Industry

ICT/Telecom

Sub Group

Telecommunication

Application No.

US13371067A

Others

SHAM Chiu Wing
CHEN Xu
LAU Chung Ming
ZHAO Yue
TAM Wai Man

Country/Region

USA

For more information, please click Here