Search
  • 网站搜寻
亚洲知识产权资讯网为知识产权业界提供一个一站式网上交易平台,协助业界发掘知识产权贸易商机,并与环球知识产权业界建立联系。无论你是知识产权拥有者正在出售您的知识产权,或是制造商需要购买技术以提高操作效能,又或是知识产权配套服务供应商,你将会从本网站发掘到有用的知识产权贸易资讯。
返回搜索结果

High throughput decoder architecture for low-density parity-check convolutional codes


总结

A Low-Density Parity-Check Convolutional Code (LPDCCC) decoder (10) for partial parallel decoding of low-density parity-check convolutional codes, the decoder comprising: a plurality of pipeline processors (11) to receive channel messages and edge-messages; each processor (11) having: a plurality of block processing units (BPUs) (13), each BPU (13) having a plurality of check node processors (CNPs) (14) to process check nodes that enter into the processor (11) and a plurality of variable node processors (VNPs) (15) to process variable nodes that are about to leave the processor (11); and a plurality of Random Access Memory (RAM) blocks (30) for dynamic message storage of the channel messages and the edge-messages; ; wherein in each processor (11), the VNPs (15) are directly connected to corresponding RAM blocks (30), and the CNPs (14) are directly connected to corresponding RAM blocks (30) such that the connections from the VNPs (15) and CNPs (14) to the corresponding RAM blocks (30) are pre-defined and fixed according to a parity-check matrix of an unterminated time-varying periodic LDPCCC.


附加资料

Patent Number: US8671323B2
Application Number: US13371067A
Inventor: Sham, Chiu Wing | Chen, Xu | Lau, Chung Ming | Zhao, Yue | Tam, Wal Man
Priority Date: 10 Feb 2012
Priority Number: US8671323B2
Application Date: 10 Feb 2012
Publication Date: 11 Mar 2014
IPC Current: H03M001300
US Class: 714755 | 714773 | 714786
Assignee Applicant: The Hong Kong Polytechnic University
Title: High throughput decoder architecture for low-density parity-check convolutional codes
Usefulness: High throughput decoder architecture for low-density parity-check convolutional codes
Novelty: Decoder for performing partial parallel decoding of low-density parity-check convolutional code (LPDCCC), has variable and check node processors whose connection to corresponding RAM blocks are pre-defined and fixed


主要类别

信息和通信技术/电信


细分类别

电信


申请号码

US13371067A


其他

SHAM Chiu Wing
CHEN Xu
LAU Chung Ming
ZHAO Yue
TAM Wai Man


国家/地区

美国

欲了解更多信息,请点击 这里
Business of IP Asia Forum
桌面版