AsiaIPEX is a one-stop-shop for players in the IP industry, facilitating IP trade and connection to the IP world. Whether you are a patent owner interested in selling your IP, or a manufacturer looking to buy technologies to upgrade your operation, you will find the portal a useful resource.

Back to search results

A Novel Computer Architecture Based Upon Memory Enhanced Logic Gates

Detailed Technology Description

Given here is a non-Turing Machine architecture for computer hardware capable of solving non-polynomial time problems in polynomial time. Typically, with each added bit of input complexity, a computational system must grow in complexity in an exponential fashion. For instance, two input bits give four possible bit states (00, 01, 10, 11) but 3 input bits give eight possible states, and 4 input bits give 16 states. This quickly scales with 8 bits giving 1,024 possible bit combinations and in the case of RSA encryption, 2,048 bits gives… (I’m not exactly sure, but it’s a lot!) Rather than approach computing in the traditional brute-force approach, memory elements are integrated into the logic, yielding much simpler circuits which operate in both a forward and reverse mode until a satisfactory solution is reached, yielding an equilibrium state for a given design. In this way, traditionally non-polynomial time problems can be solved with polynomial circuit implementations and much faster computing is possible.

Others

Tech ID/UC Case

25746/2016-008-0

Related Cases

2016-008-0

Country/Region

USA

For more information, please click Here