亞洲知識產權資訊網為知識產權業界提供一個一站式網上交易平台,協助業界發掘知識產權貿易商機,並與環球知識產權業界建立聯繫。無論你是知識產權擁有者正在出售您的知識產權,或是製造商需要購買技術以提高操作效能,又或是知識產權配套服務供應商,你將會從本網站發掘到有用的知識產權貿易資訊。

A Novel Computer Architecture Based Upon Memory Enhanced Logic Gates

詳細技術說明
Given here is a non-Turing Machine architecture for computer hardware capable of solving non-polynomial time problems in polynomial time.  Typically, with each added bit of input complexity, a computational system must grow in complexity in an exponential fashion.  For instance, two input bits give four possible bit states (00, 01, 10, 11) but 3 input bits give eight possible states, and 4 input bits give 16 states.  This quickly scales with 8 bits giving 1,024 possible bit combinations and in the case of RSA encryption, 2,048 bits gives… (I’m not exactly sure, but it’s a lot!) Rather than approach computing in the traditional brute-force approach, memory elements are integrated into the logic, yielding much simpler circuits which operate in both a forward and reverse mode until a satisfactory solution is reached, yielding an equilibrium state for a given design.  In this way, traditionally non-polynomial time problems can be solved with polynomial circuit implementations and much faster computing is possible.
*Abstract
None
*IP Issue Date
Jan 19, 2017
*Principal Investigation

Name: Massimiliano Di Ventra

Department:


Name: Fabio Traversa

Department:

其他

Tech ID/UC Case

25746/2016-008-0


Related Cases

2016-008-0

國家/地區
美國

欲了解更多信息,請點擊 這裡
移動設備