Search
  • Within this site
AsiaIPEX is a one-stop-shop for players in the IP industry, facilitating IP trade and connection to the IP world. Whether you are a patent owner interested in selling your IP, or a manufacturer looking to buy technologies to upgrade your operation, you will find the portal a useful resource.
Back to search results

Frequency Discriminator-based Phase Noise Filter (PNF) for Ultra-Clean LO/Clock


Technology Benefits

Compact Wide bandwidth Great sensitivity Integrability with complex multi-mode and multi-standard systems Suitable for integration Insensitivity to amplitude and coupling noises


Technology Application

Communications Imaging Sensors Radar


Detailed Technology Description

Phase noise limits the performance of many microsystems. Phase noise within clocks or local oscillators interferes with the bit-error-rate of digital systems and the resolution of analog-digital/digital-analog converters. It also interferes with the signal-to-noise ratio of radio-frequency systems. This interference compromises between phase noise performance and wide bandwidth and flexibility. Researchers at the University of California, Davis have developed a passive delay line frequency discriminator and delay line frequency discriminator and phase detector/charge pump-based phase noise filter (PNF) circuit that achieves wide bandwidth and high sensitivity. The PNF circuit has reliable integration capabilities at 10 GHz due to its insensitivity to amplitude and coupling noise. The circuit also offers a high potential solution for ultra-sensitive, high-reliability, and on-chip phase noise measurements. The phase noise filter has already been used in a proof-of-concept demonstration to suppress clock phase noise >15 dB.


Application No.

9667219


Others

Additional Technologies by these Inventors


Tech ID/UC Case

25946/2014-999-0


Related Cases

2014-999-0


Country/Region

USA

For more information, please click Here
Business of IP Asia Forum
Desktop View