亞洲知識產權資訊網為知識產權業界提供一個一站式網上交易平台，協助業界發掘知識產權貿易商機，並與環球知識產權業界建立聯繫。無論你是知識產權擁有者正在出售您的知識產權，或是製造商需要購買技術以提高操作效能，又或是知識產權配套服務供應商，你將會從本網站發掘到有用的知識產權貿易資訊。

返回搜索結果

Frequency Discriminator-based Phase Noise Filter (PNF) for Ultra-Clean LO/Clock

技術優勢: Compact Wide bandwidth Great sensitivity Integrability with complex multi-mode and multi-standard systems Suitable for integration Insensitivity to amplitude and coupling noises

詳細技術說明: Phase noise limits the performance of many microsystems. Phase noise within clocks or local oscillators interferes with the bit-error-rate of digital systems and the resolution of analog-digital/digital-analog converters. It also interferes with the signal-to-noise ratio of radio-frequency systems. This interference compromises between phase noise performance and wide bandwidth and flexibility. Researchers at the University of California, Davis have developed a passive delay line frequency discriminator and delay line frequency discriminator and phase detector/charge pump-based phase noise filter (PNF) circuit that achieves wide bandwidth and high sensitivity. The PNF circuit has reliable integration capabilities at 10 GHz due to its insensitivity to amplitude and coupling noise. The circuit also offers a high potential solution for ultra-sensitive, high-reliability, and on-chip phase noise measurements. The phase noise filter has already been used in a proof-of-concept demonstration to suppress clock phase noise >15 dB.

*Abstract: Researchers at the University of California, Davis have developed a phase noise filter (PNF) circuit with wide bandwidth and high sensitivity.

其他

Additional Technologies by these Inventors

Tech ID/UC Case

25946/2014-999-0

Related Cases

2014-999-0

欲了解更多信息，請點擊這裡