AsiaIPEX is a one-stop-shop for players in the IP industry, facilitating IP trade and connection to the IP world. Whether you are a patent owner interested in selling your IP, or a manufacturer looking to buy technologies to upgrade your operation, you will find the portal a useful resource.

Enhanced Patterning Of Integrated Circuits

Technology Benefits
One additional step rather than manySelf-aligns to pre-existing surface featuresProduces features smaller than the current resolution limitDoubles the density of featuresFinal feature sizes can be fine-tuned
Technology Application
Producing ICs with complex patternsProducing ICs with increased feature density
Detailed Technology Description
None
Application No.
20180130668
Others

Additional Technologies by these Inventors


Tech ID/UC Case

24717/2015-085-0


Related Cases

2015-085-0

*Abstract

Information and communication technologies rely on integrated circuits (ICs) or “chips.” Increased integration has improved system performance and energy efficiency, and lowered the manufacturing cost per component. Moore’s Law predicts that the number of transistors on an IC will double every two years, yet industry experts predict that we are reaching economic limits of traditional circuit patterning processes.

Photolithographic patterning is best suited to print linear features that are evenly spaced. The smaller or more complex the shape, the more likely the printed pattern will be blurred and unusable. Although multiple-patterning techniques can be used to increase feature density on ICs, they bring a high additional cost to the process. This means that the most advanced ICs available today have a high density of features, but are restricted to having simple patterns and are increasingly expensive to produce. Without innovations in production techniques, Moore’s Law will reach its end in the near future. 

To address this issue, researchers at UC Berkeley have developed a one-step method to increase feature density on chips. This method is capable of achieving arbitrarily small feature size, and self-aligns to pre-existing features on the surface formed by other techniques. 

*IP Issue Date
May 10, 2018
*Principal Investigator

Name: Tsu-Jae King Liu

Department:


Name: Xi Zhang

Department:


Name: Peng Zheng

Department:

Country/Region
USA

For more information, please click Here
Mobile Device