亞洲知識產權資訊網為知識產權業界提供一個一站式網上交易平台,協助業界發掘知識產權貿易商機,並與環球知識產權業界建立聯繫。無論你是知識產權擁有者正在出售您的知識產權,或是製造商需要購買技術以提高操作效能,又或是知識產權配套服務供應商,你將會從本網站發掘到有用的知識產權貿易資訊。

Improved 3D Transistor

技術優勢
Extremely low operating voltage which lowers operating powerAvoids costly and unusual substrate structures common in 2DLeverages conventional techniques to fabricate 3D transistors
技術應用
Mobile/Portable electronicsData centers and servers
詳細技術說明
None
*Abstract
This case helps reinvent the transistor by building on the success of Berkeley’s 3D FinFET/Trigate/Tri-Gate methods and devices, with increased focus on the negative capacitance of the MOS-channel and ferroelectrics, and an unconventional effective oxide thickness approach to the gate dielectric. Proof of concept devices have been demonstrated at 30nm gate length and allow for use of thinner ferroelectric films than 2D negative capacitance transistors (e.g. see http://digitalassets.lib.berkeley.edu/techreports/ucb/text/EECS-2014-226.pdf ). The devices also performed at low operating voltage which lowers operating power.
*IP Issue Date
Jun 8, 2017
*Principal Investigation

Name: ChenMing Hu

Department:

申請號碼
20170162702
其他

Tech ID/UC Case

25614/2016-088-0


Related Cases

2016-088-0

國家/地區
美國

欲了解更多信息,請點擊 這裡
移動設備