亚洲知识产权资讯网为知识产权业界提供一个一站式网上交易平台，协助业界发掘知识产权贸易商机，并与环球知识产权业界建立联系。无论你是知识产权拥有者正在出售您的知识产权，或是制造商需要购买技术以提高操作效能，又或是知识产权配套服务供应商，你将会从本网站发掘到有用的知识产权贸易资讯。

返回搜索结果

Low-Power Double-Precision Floating-Point Adder and Multiplier

详细技术说明

The first detailed design and implementation of an asynchronous, low-power, double-precision floating-point adder (FPA) and floating point multiplier (FPM) compliant with current standards are presented for vastly improved computing efficiency.

其他

Issued US patent 9,524,270
Sheikh, B.R.; Manohar, R., "An Operand-Optimized Asynchronous IEEE 754 Double-Precision Floating-Point Adder," 2010 IEEE Symposium on Asynchronous Circuits and Systems (ASYNC).
Basit Riaz Sheikh and Rajit Manohar, "An AsynchronousFloating-Point Multiplier," Proceedings of the 18th IEEE InternationalSymposium on Asynchronous Circuits and Systems (ASYNC), May 2012.

国家/地区

美国

欲了解更多信息，请点击这里