AsiaIPEX is a one-stop-shop for players in the IP industry, facilitating IP trade and connection to the IP world. Whether you are a patent owner interested in selling your IP, or a manufacturer looking to buy technologies to upgrade your operation, you will find the portal a useful resource.

Back to search results

Data Shepherding: Cache Design For Future Large Scale Chips

Technology Benefits

• Data shepherding cache design is fairly general, and so is compatible with advances such as 3D integrated circuits • Design minimizes latency associated with memory retrieval in LLSC of tiled cache multicore arrangements • Utilizes existing mechanisms embedded in standard device OS

Technology Application

• Computer architecture • For implementation in multicore devices utilizing tiled cache design.sdf

Detailed Technology Description

Tiled cache architecture suffers from access latencies between individual cores and shared cache slices, particularly at the last level shared cache (LLSC), which increases memory access time and slows down computational performance. Additionally, traditional tiled cache design is not compatible with predicted trends in chip design (e.g., 3D integrated circuits, heterogeneous workloads, etc.). The invention describes a data shepherding cache memory (specifically for LLSC), in which a cache block is shared and tracked via cache coherence protocol implemented between cores. This protocol is accomplished with the help of the virtual memory system mechanism inherent to the device operating system (OS). The result allows for specific data to be identified and located within cache banks quickly and effectively. This invention also provides a means for scalable cache design that is compatible with the future of chip architecture, all without increasing memory access time.

Others

Tech ID/UC Case

28786/2017-413-0

Related Cases

2017-413-0

Country/Region

USA

For more information, please click Here