Search
  • Within this site
AsiaIPEX is a one-stop-shop for players in the IP industry, facilitating IP trade and connection to the IP world. Whether you are a patent owner interested in selling your IP, or a manufacturer looking to buy technologies to upgrade your operation, you will find the portal a useful resource.
Back to search results

Surround Gating of Vertical Carbon Nanotube Arrays


Summary

Researchers at Purdue University have developed a method to grow uniform vertical CNTs to form the basis of three-terminal electrical devices, allowing planar CNT growth over trenches for surrounding dielectric materials and gate metal deposition. This method uses insulating templates of user-defined dimensions, allowing the CNT length to be defined. In addition, it gives higher throughput in a lithography-free process. This technology provides robust structural support of each vertical CNT for the formation of an encompassing gate, which is accomplished while the CNTs remain in their initial growth locations (in situ). Furthermore, the length of the gated CNT channel can be controlled using straightforward etching processes without the need for advanced lithography. This approach allows the CNTs to be placed in precise locations with user-defined density and CNT-to-CNT separation, which has been an obstacle in the context of fabricating CNT devices for manufacture.


Technology Benefits

Allows for user-defined CNT dimensions and placement Lithography-free process results in higher throughput Robust structural support


Technology Application

Electronics industry


Detailed Technology Description

Purdue Materials Engineering


Countries

United States


Application No.

8,872,154


Country/Region

USA

For more information, please click Here
Business of IP Asia Forum
Desktop View