亞洲知識產權資訊網為知識產權業界提供一個一站式網上交易平台,協助業界發掘知識產權貿易商機,並與環球知識產權業界建立聯繫。無論你是知識產權擁有者正在出售您的知識產權,或是製造商需要購買技術以提高操作效能,又或是知識產權配套服務供應商,你將會從本網站發掘到有用的知識產權貿易資訊。

Taper Matrix Based Edge Coupler for Standard Single Mode Fiber

總結
Researchers at Purdue University have developed a multilayer format edge coupler for SMF-28® fiber where mode is coupled to silicon via an intermediate layer as a stepping stone. This intermediate layer requires less taper length for the coupling performance, making application more efficient with this layer. In addition, a silicon nitride tip array or matrix can be deployed at the facet to capture input mode, which allows the mode to be tailored to maximize overlap. A thicker buried oxide layer can reduce the leakage toward the Si substrate.  While transverse electric (TE) modes suffer less leakage, the transverse magnetic (TM) modes suffer less transition and scattering loss. However, with this technology, a taper can be designed with distinct features from both TE and TM sections, optimizing performance.
技術優勢
Intermediate layer Silicon nitride Both TE and TM features
技術應用
Edge couplingIndustrial solution
詳細技術說明
Minghao QuiPurdue Electrical and Computer EngineeringMURI Project
*Abstract
None
*Background
Silicon (Si) inverse nanotapers are promising as fiber-to-chip edge couplers due to the perceived advantages of broadband performance and the ease of on-chip integration. The Lipson Nanophotonics Group at Columbia University developed the earliest Si inverse taper, where a Si taper is embedded in silicon dioxide (SiO2).  However, conventional inverse taper does not suit standard cleaved fiber SMF-28® with mode field diameter (MFD) around 10 micrometers due to lack of thickness. Many techniques have been established to account for this disparity such as reducing leakage via a lensed fiber beam or deploying a taper fiber core to achieve mode size reduction. Unfortunately, both techniques have not yet become well-accepted industry solutions due to higher costs and significantly increased alignment challenges.
*IP Issue Date
None
*IP Type
Utility
*Stage of Development
Prototype Testing in Economic Run
*Web Links
Purdue Office of Technology CommercializationPurdue Innovation and EntrepreneurshipMinghao QuiPurdue Electrical and Computer EngineeringMURI Project
國家
United States
申請號碼
None
國家/地區
美國

欲了解更多信息,請點擊 這裡
移動設備