SMTSIM
- Detailed Technology Description
- University researchers have written an instruction-level simulator of a simultaneous multi-threading (also known as hyper-threading) processor. The software provides detailed simulations of a pipelined out of order processor with all sources of latency modeled. The software is compatible with Unix operating systems using a standard C compiler. A minimum of 64 Megabytes of RAM storage are recommended, along with a printer for reporting out results. Source code is available.
- Others
-
Tech ID/UC Case
19313/2002-810-0
Related Cases
2002-810-0
- *Abstract
-
None
- *Principal Investigator
-
Name: Jim Larus
Department:
Name: Jack Lo
Department:
Name: Emir Siren
Department:
Name: Dean Tullsen
Department:
- Country/Region
- USA

For more information, please click Here