AsiaIPEX is a one-stop-shop for players in the IP industry, facilitating IP trade and connection to the IP world. Whether you are a patent owner interested in selling your IP, or a manufacturer looking to buy technologies to upgrade your operation, you will find the portal a useful resource.

Back to search results

A compact, alias-free, and energy-efficient analog-to-digital converter for integrated electronics

Summary: Converting an analog signal to digital signal (ADC) is necessary to process continuously variable data within digital constraints. However, changing analog signals, such as voltage or light intensity, into discrete information using conventional clocked ADCs can pose problems such as aliasing, high energy consumption, and silicon real-estate costs within integrated circuits. This technology proposes a new system and method for clockless level-crossing sampling and reconstruction that provides a low cost option for analog to digital conversion with minimal area and power. This technology does not suffer from aliasing and does not require an anti-aliasing filter.

Technology Benefits: Compact deviceReduced energy consumptionAlias-free and requires no anti-alias filterDecreased feedback delay suitable for higher frequency applicationsSimpler architecture for easy manufacturing implementation and stabilityTunability broadens the number of available applicationsPower dissipation scales with input characteristics, e.g., amplitude, with low standby powerQuantization error shapingPatent Information:Patent Pending (US20150365098)Tech Ventures Reference: IR CU14248

Technology Application: Sensors for environmental data such as temperature, pressure, light intensity, pH, etc.Biomedical solutions, especially diagnostic equipmentHigh-frequency communication devices, e.g., radio receiversSpeech recognitionDigital imagingVoltage to frequency converters (VFCs)

Detailed Technology Description: None

*Abstract: None

*Inquiry: Greg MaskelColumbia Technology VenturesTel: (212) 854-8444Email: TechTransfer@columbia.edu

*IR: cu14248

*Principal Investigator

*Publications: B. Schell, Y. Tsividis, "A clockless ADC/DSP/DAC system with activity-dependent power dissipation and no aliasing." IEEE ISSCC Digest of Tech. Papers, San Francisco, February 2008. pp. 550-51.Weltin-Wu, C. and Tsividis, Y., 2013. An event-driven clockless level-crossing ADC with signal-dependent adaptive resolution. Solid-State Circuits, IEEE Journal of, 48(9), pp.2180-2190.

Country/Region: USA

For more information, please click Here