AsiaIPEX is a one-stop-shop for players in the IP industry, facilitating IP trade and connection to the IP world. Whether you are a patent owner interested in selling your IP, or a manufacturer looking to buy technologies to upgrade your operation, you will find the portal a useful resource.

Scribing Isolation: Panel Design for Thin Film Photovoltaics

Summary
Researchers at Purdue University have developed a novel method of producing thin film photovoltaic panels that allows for easy detection and repair of shorts. This method involves altering the layer formation, dividing existing cells into subcells, and scribing a plurality of curves onto the layer. When a short is detected, another curve can be easily scribed onto the layer in order to separate the shorted cell from the adjacent cells, and therefore, confining the short to that one cell. This method limits the area where power loss and localized heating occur without significantly reducing the area available to generate power. Furthermore, this method provides such features with a small, fixed additional time at manufacturing or on site and utilizes readily available equipment.
Technology Benefits
Easy detection and repair of shortsUses existing equipment Streamlines manufacturing processDoes not significantly reduce panel area or efficiency
Technology Application
Solar industrySolar panel manufacturers
Detailed Technology Description
Muhammad AlamPurdue Electrical and Computer EngineeringAlam CEED (Classical & Emerging Electronic Devices) Group
Countries
United States
Application No.
8,946,846
*Abstract

*Background
Thin film photovoltaic panels generate electric current when exposed to light. The photovoltaic cells in thin film panels are separated from each other and connected in series by conductive layers in order to increase the energy output of the panel. However, this type of panel allows for many defects during the manufacturing process. The small defects can cause electrical shorts between the cells, which would significantly decrease the power output and overall module efficiency. Although current methods exist to reduce or repair these defects, either they consume a great deal of manufacturing time or require mechanically altering the panel, which reduces the area available to generate current.
*IP Issue Date
Feb 3, 2015
*IP Type
Utility
*Stage of Development
Prototype Testing in Economic Run
*Web Links
Purdue Office of Technology CommercializationPurdue Innovation and EntrepreneurshipMuhammad AlamPurdue Electrical and Computer EngineeringAlam CEED (Classical & Emerging Electronic Devices) Group
Country/Region
USA

For more information, please click Here
Mobile Device