A new “zero-delay” latency hiding wakeup technique for power gated asynchronous circuits was developed that leverages the robustness of asynchronous circuits to delays and supply voltage variations, and can be used with any of the existing power gating schemes.
[Detail]
Zero-delay buffer with common-mode equalizer for input and feedback differential clocks into a phase-locked loop (PLL)
[Detail]
Zero-delay buffer with common-mode equalizer for input and feedback differential clocks into a phase-locked loop (PLL)
[Detail]
A method for fabricatingthree-dimensional photonic crystal structures includes providing alayer of photosensitive material; introducing a laser beams into the material;reintroducing the laser beams into the photosensitive material during a second exposure; combiningresults from at least the first an.....
[Detail]
The new UC technology provides the following benefits: Pure silica zeolites demonstrate higher chemical, thermal, and mechanical stability, and lower k than sol-gel silica and surfactant templated mesoporous silica; Hydrophobic properties help to mitigate water adsorption problems; Method is easil.....
[Detail]
| |< <- | [18] [19] [20] [21] [22] [23] [24] [25] [26] [27] [28] | -> >| |
