Search
  • 網站搜尋
亞洲知識產權資訊網為知識產權業界提供一個一站式網上交易平台,協助業界發掘知識產權貿易商機,並與環球知識產權業界建立聯繫。無論你是知識產權擁有者正在出售您的知識產權,或是製造商需要購買技術以提高操作效能,又或是知識產權配套服務供應商,你將會從本網站發掘到有用的知識產權貿易資訊。
返回搜索結果

CMOS Negative Resistance/Q Enhancement Method and Apparatus


總結

Lead Inventors: Nebojsa StanicAn apparatus for optimizing a quality factor Q associated with an electrical resonator system along with an optimizing circuit for providing a negative resistance.The method for optimizing a quality factor and negative resistance comprises of providing a resonator circuit with an inductor and a capacitor. A negative resistance is provided through an optimizing circuit. The optimizing circuit is electrically coupled to the resonator circuit through capacitors. The control voltages applied to the optimizing circuit is adjusted to improve the quality factor Q associated with the resonator circuit.The method provides a negative resistance circuit processing superior linearity characteristics of the circuit.


詳細技術說明

An apparatus for optimizing a quality factor Q associated with an electrical resonator system along with an optimizing circuit for providing a negative resistance.The method for optimizing a quality factor and negative resistance comprises of p...


國家/地區

美國

欲了解更多信息,請點擊 這裡
Business of IP Asia Forum
桌面版