Search
  • 网站搜寻
亚洲知识产权资讯网为知识产权业界提供一个一站式网上交易平台,协助业界发掘知识产权贸易商机,并与环球知识产权业界建立联系。无论你是知识产权拥有者正在出售您的知识产权,或是制造商需要购买技术以提高操作效能,又或是知识产权配套服务供应商,你将会从本网站发掘到有用的知识产权贸易资讯。
返回搜索结果

Under-Bump Metallization Layers and Electroplated Solder Bumping Technology for Flip-Chip微細間距倒裝銲凸點電鍍製備技術


总结

Electroplating-based flip chip solder preparation process had been widely used over other preparation methods. Although it is cheaper and is able to achieve the material deposition on the fine pitch I/O pads, the solder bumps resulted are not uniform and not quality-guaranteed.

In this invention, manufacturing of fine-pitch solder bumps on the wafers is made possible. It can achieve solder bumps manufacturing with 50microns space. The solder bump size is from 50 to 300microns. The solder materials will not collapse on the surface of wafers during the reflow process because of a specially designed layer. Series of photolithography process including the designing method of related photolithography mask can achieve the high quality and thick photoresist. The parameters of electroplating process and the process designed are also provided to improve the quality of solder and eliminate the IMC effect.


技术优势

1. High quality and thick photoresist (50-175microns)
2. Improved quality of Cu and solder
3. Elimination of IMC effect
4. Photolithography process is improved
5. Lower cost


技术应用

- Solder bumping process
- Electronic product packaging application
- Wafer bumping production


附加资料

Patent Number: US7199036B2
Application Number: US2004854174A
Inventor: Chan, Chingho Philip | Xiao, Guowei David
Priority Date: 31 May 2003
Priority Number: US7199036B2
Application Date: 27 May 2004
Publication Date: 3 Apr 2007
IPC Current: H01L002144 | C25D000712 | H01L002160 | H01L002302 | H01L0023485
US Class: 438613 | 257E21508 | 257E23021
Assignee Applicant: The Hong Kong University of Science & Technology
Title: Under-bump metallization layers and electroplated solder bumping technology for flip-chip
Usefulness: Under-bump metallization layers and electroplated solder bumping technology for flip-chip
Summary: For forming solder bumps on wafer or substrate for flip chip attachment.
Novelty: Forming solder bumps for flip chip, by forming bump-reflow-control layer, forming desired pattern, and forming thick photoresist film with designed holes using hermetic part with special design and special photolithography process


主要类别

电子


细分类别

电路设计


申请日期

27 May 2004


申请号码

US 10/854174


专利信息

US 7199036


ID号码

TTC.PA.211S


国家/地区

香港

欲了解更多信息,请点击 这里
Business of IP Asia Forum
桌面版