亞洲知識產權資訊網為知識產權業界提供一個一站式網上交易平台,協助業界發掘知識產權貿易商機,並與環球知識產權業界建立聯繫。無論你是知識產權擁有者正在出售您的知識產權,或是製造商需要購買技術以提高操作效能,又或是知識產權配套服務供應商,你將會從本網站發掘到有用的知識產權貿易資訊。

Methods To Detect And Respond To Trojan IC Attacks

技術優勢
Dynamic, real-time algorithmCompatible with traditional designsImmune to various types of Trojan attacks
技術應用
Integrated Circuits (IC) System-On-Chip (SoC)Communication systemsComputer systemsConsumer electronicsDefense systems
詳細技術說明
Researchers at UCLA have developed a novel set of countermeasures that can be incorporated into integrated circuits to identify and stop Trojan attacks. The method stops attacks that occur without any advanced warning, in a chip that was incorrectly believed to be free of any hidden malicious circuitry. Through implementing a secure SoC bus architecture that is compatible with traditional designs, the system is successfully protected against real-time Trojan attacks, without incurring high costs in terms of bus resources and performances.
*Abstract
Researchers at UCLA have developed a novel bus architecture to protect integrated circuit (IC) systems against real-time Trojan attacks, without incurring high cost in terms of bus resources and performances
*Applications
Integrated Circuits (IC) System-On-Chip (SoC)
  • Communication systems
  • Computer systems
  • Consumer electronics
  • Defense systems
*IP Issue Date
Oct 1, 2013
*Principal Investigation

Name: Lok Won Kim

Department:


Name: John Villasenor

Department:

附加資料
Patent Number: US8549630B2
Application Number: US13042233A
Inventor: Villasenor, John D | Kim, Lok Won
Priority Date: 5 Mar 2010
Priority Number: US8549630B2
Application Date: 7 Mar 2011
Publication Date: 1 Oct 2013
IPC Current: G06F001214 | G06K000504
US Class: 726022 | 714699
Assignee Applicant: The Regents of the University of California
Title: Trojan-resistant bus architecture and methods
Usefulness: Trojan-resistant bus architecture and methods
Novelty: Method for protecting system-on-chip bus architecture from trojan attack during manufacturing integrated circuit, involves securing bus matrix by activating malicious wait detection signal by comparator
主要類別
電子
細分類別
電腦系統
申請號碼
8549630
其他

Background

As the complexity and size of communications system-on-chip (SoC) exponentially grow, companies are increasingly outsourcing the design and manufacturing process. However, along with its significantly lower fabrication cost, outsourcing renders ensuring the security of the design difficult. There is a growing threat of Trojan attacks, in which an IC design is surreptitiously and maliciously altered.

Related Materials

"A Trojan Resistant System-On-Chip Bus Architecture," Proc. IEEE MILCOM. Conf. October 2009.


Tech ID/UC Case

21585/2010-586-0


Related Cases

2010-586-0

國家/地區
美國

欲了解更多信息,請點擊 這裡
移動設備