亞洲知識產權資訊網為知識產權業界提供一個一站式網上交易平台，協助業界發掘知識產權貿易商機，並與環球知識產權業界建立聯繫。無論你是知識產權擁有者正在出售您的知識產權，或是製造商需要購買技術以提高操作效能，又或是知識產權配套服務供應商，你將會從本網站發掘到有用的知識產權貿易資訊。
返回搜索結果

Assertion Generation Suite

詳細技術說明
University of Illinois researchers have developed a suite of assertiongeneration tools.
*Abstract

University of Illinois researchers have developed this suite of assertiongeneration tools which includes: 

  1. A Figure of Merit Evaluation: a method to evaluate and rank assertions used in hardware design validation based on readability and importance.
  2. Code Coverage Evaluations of Hardware Assertions: a method to estimate the code covered by an assertion used in hardware design validation.
  3. Word Level Assertion Generation: a method to generate assertions used in hardware design at the word level rather than at the bit level. This is likely to make the asertions more usable and easier to read.

For more information about this technology, please contact the University of Illinois at Urbana-Champaign Office of Technology Management at otm@illinois.edu.
國家/地區
美國

欲了解更多信息，請點擊 這裡
移動設備