亚洲知识产权资讯网为知识产权业界提供一个一站式网上交易平台，协助业界发掘知识产权贸易商机，并与环球知识产权业界建立联系。无论你是知识产权拥有者正在出售您的知识产权，或是制造商需要购买技术以提高操作效能，又或是知识产权配套服务供应商，你将会从本网站发掘到有用的知识产权贸易资讯。

返回搜索结果

HDRL: Homogeneous Dual-Rail Logic For DPA Attack Resistive Secure Circuit Design

技术应用: HDRL is applicable to any standard cell-based crypto-LSI that deals with personal information. Possible applications include smart cards, mobile devices, SIM cards, and health monitoring devices. When one designs LSIs for such applications, the designer is able to achieve high DPA (Differential Power Analysis) attack resistivity using HDRL.

详细技术说明: Differential Power Analysis (DPA) side-channel attacks pose serious threats for embedded system security. Wave Dynamic Differential Logic (WDDL) was proposed as a countermeasure that can be incorporated into a conventional ASIC design flow using standard cells. However, simulations show that DPA attacks on WDDL still leak secret keys to adversaries. To respond to this critical industry need, UCI researchers have created Homogeneous Dual-Rail Logic (HDRL), a standard cell level DPA attack countermeasure that theoretically guarantees fully balanced power consumption and significantly improves the DPA attack resistivity of hardware. Experimental results on the AES S-Box circuit show that HDRL successfully prevent DPA attacks in all cases. In addition, HDRL achieves such higher security with only 100.0% energy overhead while WDDL incurs 231.7% energy overhead. Also, HDRL requires the same area overhead as WDDL. HDRL’s better resistivity and lower energy overhead make it a promising countermeasure for standard cell based crypto-applications.

*Abstract: HDRL (Homogeneous Dual-Rail Logic) is a standard cell level DPA (Differential Power Analysis) attack countermeasure that theoretically guarantees fully-balanced power consumption and has been shown to significantly improve the DPA attack resistivity of hardware with low energy overhead and no delay overhead over conventional countermeasures.

*Principal Investigation: Name: Nikil Dutt
Department:

Name: Kazuyuki Tanimura
Department:

附加资料: Patent Number: US8395408B2
Application Number: US13286136A
Inventor: Tanimura, Kazuyuki | Dutt, Nikil
Priority Date: 29 Oct 2010
Priority Number: US8395408B2
Application Date: 31 Oct 2011
Publication Date: 12 Mar 2013
IPC Current: H03K001900
US Class: 326008 | 326009 | 326010
Assignee Applicant: The Regents of the University of California
Title: Homogeneous dual-rail logic for DPA attack resistive secure circuit design
Usefulness: Homogeneous dual-rail logic for DPA attack resistive secure circuit design
Summary: HDRL method for facilitating design of DPA side-channel attack resistant secure circuits utilized in an electronic device. Uses include but are not limited to a smart card device, mobile device, subscriber identification module (SIM) card device and a health monitoring device.
Novelty: Homogenous dual-rail logic method for facilitating design for differential power analysis side-channel attack resistant secure circuits utilized in e.g. electronic device, involves providing input to complimentary AND cell

欲了解更多信息，请点击这里