Zero-Delay Wakeup for Power-Gated Circuits
- 詳細技術說明
- A new “zero-delay” latency hiding wakeup technique for power gated asynchronous circuits was developed that leverages the robustness of asynchronous circuits to delays and supply voltage variations, and can be used with any of the existing power gating schemes.
- *Abstract
-
A new “zero-delay” latency hiding wakeup technique for power gated asynchronous circuits was developed at Cornell. The technology leverages the robustness of asynchronous circuits to delays and supply voltage variations, and can be used with any of the existing power gating schemes.
Potential Commercial Applications:
- Processors, particularly low power, low duty cycle applications, e.g.:
- Sensor networks
- USB devices
- Digital controls
- Communication systems
Advantages:
- Reduces power leakage in asynchronous circuits
- Zero-delay wakeup of pipeline from sleep mode
- Minimizes voltage fluctuation due to wake-up
- Power gating scheme agnostic
- *Licensing
- Martin Teschlmt439@cornell.edu(607) 254-4454
- 其他
-
Issued US patent 9,531,194
Ortega, C.; Tse, J.; Manohar, R.; "Static Power Reduction Techniques for Asynchronous Circuits," 2010 IEEE Symposium on Asynchronous Circuits and Systems (ASYNC), May, 2010
- 國家/地區
- 美國
欲了解更多信息，請點擊 這裡
