亞洲知識產權資訊網為知識產權業界提供一個一站式網上交易平台,協助業界發掘知識產權貿易商機,並與環球知識產權業界建立聯繫。無論你是知識產權擁有者正在出售您的知識產權,或是製造商需要購買技術以提高操作效能,又或是知識產權配套服務供應商,你將會從本網站發掘到有用的知識產權貿易資訊。

Low-Power Booth-Encoded Carry-Save Array Multiplier

技術優勢
The new UC technology provides the following benefits: Reduces power dissipation by 18% when the Booth-encoded input has a small magnitude; Does not dissipate extra power when the Booth-encoded input is a random signal; Does not require extra circuits or additional routing overhead; Does not require extra circuit delay.
技術應用
This new UC invention is useful in digital integrated circuit (IC) design for digital signal processing applications.
詳細技術說明
Scientists at the University of California have developed a novel "reorganized" but regular partial-product addition scheme that demonstrates all of the advantages of the traditional carry-save array while reducing power dissipation.
*Abstract
None
*IP Issue Date
May 29, 2007
*Principal Investigation

Name: Larry Wasserman

Department:


Name: Alan Willson, Jr.

Department:


Name: Zhan Yu

Department:

附加資料
Patent Number: US7225217B2
Application Number: US2002268602A
Inventor: Willson, Jr., Alan N. | Yu, Zhan | Wasserman, Larry S.
Priority Date: 9 Oct 2001
Priority Number: US7225217B2
Application Date: 9 Oct 2002
Publication Date: 29 May 2007
IPC Current: G06F000752 | G06F0007533
US Class: 708630
Assignee Applicant: The Regents of the University of California
Title: Low-power Booth-encoded array multiplier
Usefulness: Low-power Booth-encoded array multiplier
Summary: Used in digital signal processing applications.
Novelty: Array multiplier for digital signal processing application, has generator to produce partial products that are added in increasing sequence of transition probabilities with most significant digital product in adder array
主要類別
電子
細分類別
電腦系統
申請號碼
7225217
其他

BACKGROUND

Multipliers for digital signal processing (DSP) applications widely use the well-known modified Booth-encoding algorithm due to its ability to reduce the number of partial products. As the interconnect power dissipation begins to dominate in deep sub-micron designs, the regular structure of the carry-save array makes it the preferred method for partial-product reduction.


Tech ID/UC Case

10245/2002-055-0


Related Cases

2002-055-0

國家/地區
美國

欲了解更多信息,請點擊 這裡
移動設備