亞洲知識產權資訊網為知識產權業界提供一個一站式網上交易平台，協助業界發掘知識產權貿易商機，並與環球知識產權業界建立聯繫。無論你是知識產權擁有者正在出售您的知識產權，或是製造商需要購買技術以提高操作效能，又或是知識產權配套服務供應商，你將會從本網站發掘到有用的知識產權貿易資訊。

返回搜索結果

Polymer-Based Heterogeneous Integration Technology

總結: Researchers at Purdue University have developed a new approach to remove the packaging and bulky passive elements from expensive active chips and fabricate them within a less expensive carrier substrate; therefore, reducing the cost of the integrated system.

技術優勢: Reduces size and costDecreases parasitic capacitance More reliable and efficient

*Background: One of the most critical levels of electronic packaging is that of packaging and interconnection of integrated circuits and semiconductor devices. Using available technology, there is typically a minimum pitch size for reliable connection between a metallization pad on the chip and the one on the package. This places limitations on the density of interconnections coming out of the chip and introduces additional parasitic capacitance due to the large contact area required. Therefore, driver circuits are often needed to support input/output pads for fast operation.

*Web Links: Purdue Office of Technology CommercializationPurdueInnovation and EntrepreneurshipSaeed MohammadiPurdue Electrical and Computer Engineering

欲了解更多信息，請點擊這裡