亚洲知识产权资讯网为知识产权业界提供一个一站式网上交易平台,协助业界发掘知识产权贸易商机,并与环球知识产权业界建立联系。无论你是知识产权拥有者正在出售您的知识产权,或是制造商需要购买技术以提高操作效能,又或是知识产权配套服务供应商,你将会从本网站发掘到有用的知识产权贸易资讯。

Passive CMOS Frequency Divider using Parametric Oscillation

详细技术说明
The first passive CMOS frequency divider has been designed based on the parametric amplification process using a reflective distributed resonator comprised of nonlinear transmission lines.
*Abstract

The first passive CMOS frequency divider has been designed based on the parametric amplification process using a reflective distributed resonator comprised of nonlinear transmission lines. Instead of using active devices, which are the main sources of noise and power consumption in conventional frequency dividers, an oscillation at half of the input frequency is sustained by the parametric process based on nonlinear interaction with the input signal. The input signal injected into the resonator transfers the energy into a divide-by-2 frequency component through degenerate parametric amplification. By traveling back and forth in the resonator, the signal grows and finally achieves the steady state oscillation at a divide-by-2 frequency. The same concept can be used to divide the input frequency by 4 or other numbers.

A proof-of-concept 20 GHz frequency divider has been implemented in a 0.13 µm CMOS process. Without any dc power consumption, 600 mV differential output amplitude is achieved for an input amplitude of 600 mV. The output phase noise is almost 6 dB lower than that of the input signal.

                  

Potential Commercial Applications

Frequency dividers are essential components in phase-locked loops (PLLs) and frequency synthesizers, which are widely used in radio, telecommunications, computers and other electronic applications, for example, in clock distribution networks.

                                

Advantages

  • CMOS compatible implementation
  • No static power consumption and low phase noise
*Licensing
Martin Teschlmt439@cornell.edu(607) 254-4454
其他
国家/地区
美国

欲了解更多信息,请点击 这里
移动设备