亚洲知识产权资讯网为知识产权业界提供一个一站式网上交易平台，协助业界发掘知识产权贸易商机，并与环球知识产权业界建立联系。无论你是知识产权拥有者正在出售您的知识产权，或是制造商需要购买技术以提高操作效能，又或是知识产权配套服务供应商，你将会从本网站发掘到有用的知识产权贸易资讯。

返回搜索结果

System And Method For Testing High-Speed Vlsi Devices Using Slower Testers

技术优势: The new UC technology provides the key benefit of enabling current testers to test circuits having speeds much higher than their own.This technology available for licensing on a non-exclusive basis.

技术应用: This new invention has applications in testing high-speed VLSI circuits, particularly where the tester speed is considerably lower than the circuit speed.

详细技术说明: Scientists at the University of California have developed a novel method for generating vectors that can be used in a slow tester for testing high-speed VLSI devices and circuits.

*Abstract: The operating speed of VLSI circuits is constantly increasing and even small delay faults can cause these circuits to malfunction. Delay testing, which applies pre-generated test vectors to the circuit during its intended operating speed, can ensure the circuit's temporal correctness. However, current testers are usually several times slower than the speed of the new VLSI designs. This gap between the speeds of the testers and the high-performance designs is likely to continue into the forseeable future, which calls for the development of methods to test fast VLSI designs on slower testers.

*Principal Investigation: Name: Srimat Chakradhar
Department:

Name: Kwang-Ting Cheng
Department:

Name: Angela Krstic
Department:

附加资料: Patent Number: US6345373B1
Application Number: US1999296267A
Inventor: Chakradhar, Srimat T. | Krstic, Angela | Cheng, Kwang Ting
Priority Date: 29 Mar 1999
Priority Number: US6345373B1
Application Date: 22 Apr 1999
Publication Date: 5 Feb 2002
IPC Current: G01R0031317 | G01R0031319
US Class: 714738 | 714724
Assignee Applicant: The University of Californianta Barbara | NEC USA. Inc.,Princeton
Title: System and method for testing high speed VLSI devices using slower testers
Usefulness: System and method for testing high speed VLSI devices using slower testers
Summary: For generating vectors to be used in a slow tester for testing VLSI devices.
Novelty: Method of testing high-speed circuits using testers that are slower than high-speed systems such as VLSI by integrating tester speed and model of circuit, applying test vectors at tester speed and observing outputs generated by circuit

欲了解更多信息，请点击这里